

## 1.75MSPS, 4mW 10-Bit/12-Bit SAR ADC AD7470/72

# **Preliminary Technical Data**


#### FEATURES

Specified for  $V_{DD}$  of 2.7 V to 5.25 V 1.75MSPS for AD7470 (10-Bit) 1.5MSPS for AD7472 (12-Bit) Low Power:

3mW typ at 1.75MSPS with 3V Supplies 9mW typ at 1.75MSPS with 5V Supplies Wide Input Bandwidth:

70dB SNR at 500kHz Input Frequency Flexible Power/Throughput Rate Management No Pipeline Delays High Speed Parallel Interface Shut Down Mode: 500nA typ. 24-Pin SOIC and TSSOP Packages

#### FUNCTIONAL BLOCK DIAGRAM



#### **GENERAL DESCRIPTION**

The AD7470/AD7472 are 10-bit /12-bit high speed, low power, successive-approximation ADCs. The parts operate from a single 2.7 V to 5.25 V power supply and feature throughput rates up to 1.5MSPS for the 12-bit AD7472 and up to 1.75MSPS for the 10-bit AD7470. The parts contain a low-noise, wide bandwidth track/hold amplifier which can handle input frequencies in excess of 1MHz.

The conversion process and data acquisition are controlled using standard control inputs allowing easy interfacing to microprocessors or DSPs. The input signal is sampled on the falling edge of  $\overline{\text{CONVST}}$  and conversion is also initiated at this point. The BUSY goes high at the start of conversion and goes low 465ns later to indicate that the conversion is complete. There are no pipelined delays associated with the part. The conversion result is accessed via standard  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  signals over a high speed parallel interface.

The AD7470/AD7472 uses advanced design techniques to achieve very low power dissipation at high throughput rates. With 3V supplies and 1.75MSPS throughput rate, the parts consume just 1mA. With 5V supplies and 1.75MSPS, the current consumption is 1.8mA. The part also offers flexible power/throughput rate management. Operating the part with 3V supplies and 500ksps throughput reduces the current consumption to 0.5mA. At 5V supplies and 500ksps, the part consumes 0.8mA.

It is also possible to operate the parts in an auto shutdown mode, where the part powers up to do a conversion and automatically enters shutdown mode at the end of conversion.

#### REV. PrD 09/98

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD7470 is a 10 Bit part with DB0 to DB9 as outputs AD7472 is a 12 Bit part with DB0 to DB11 as outputs

Using this method allows very low power dissipation numbers at lower throughput rates. In this mode, the parts can be operated with 3V supplies at 100ksps, and consume an average current of just 150uA. At 5V supplies and 100ksps, the average current consumption is 270uA.

The analog input range for the part is 0 to REF IN. The +2.5V reference is applied externally to the REF IN pin. The conversion rate is determined by the externally-applied clock.

#### **PRODUCT HIGHLIGHTS**

- 1.High Throughput with Low Power Consumption the AD7470 offers 1.75MSPS throughput and the AD7472 offers 1.5MSPS throughput rates with 3mW power consumption.
- 2. Flexible Power/Throughput Rate Management The conversion rate is determined by an externally-applied clock allowing the power to be reduced as the conversion rate is reduced. The part also features an autoshutdown mode to maximize power efficiency at lower throughput rates.
   3. No Pipeline Delay.
- The part features a standard successive-approximation ADC with accurate control of the sampling instant via a CONVST input and once off conversion control.

 $\label{eq:AD7470-SPECIFICATIONS} AD7470-SPECIFICATIONS^{1} \qquad (V_{DD} = +2.7 \text{ V to } +5.25 \text{ V}, \text{ REF IN} = 2.5 \text{ V}, f_{CLK \text{ IN}} = 28 \text{ MHz} \text{ unless otherwise noted}; \\ T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted}.$ 

58 59 -70 -70 -75 -75 tbd	dB min dB min dB max dB max dB typ	$\label{eq:final_states} \begin{array}{l} f_{IN} = \! 500 kHz \; Sine \; Wave, \; f_S = 1.75 Msps \\ f_{IN} = \! 500 kHz \; Sine \; Wave, \; f_S = 1.75 Msps \\ f_{IN} = \! 500 kHz \; Sine \; Wave, \; f_S = 1.75 Msps \\ f_{IN} = \! 500 kHz \; Sine \; Wave, \; f_S = 1.75 Msps \end{array}$
59 -70 -70 -75 -75	dB min dB max dB max dB typ	$ \begin{array}{l} f_{IN} = \! 500 kHz \; Sine \; Wave, \; f_S = 1.75 Msps \\ f_{IN} = \! 500 kHz \; Sine \; Wave, \; f_S = 1.75 Msps \end{array} $
59 -70 -70 -75 -75	dB min dB max dB max dB typ	$ \begin{array}{l} f_{IN} = \! 500 kHz \; Sine \; Wave, \; f_S = 1.75 Msps \\ f_{IN} = \! 500 kHz \; Sine \; Wave, \; f_S = 1.75 Msps \end{array} $
-70 -70 -75 -75	dB max dB max dB typ	$f_{IN} = 500 \text{kHz}$ Sine Wave, $f_S = 1.75 \text{Msps}$
-70 -75 -75	dB max dB typ	
-75 -75	dB typ	-iii -iiiiiiiiiiiiiiiiii
-75		
-75		
	dB typ	
	ns typ	
tbd	ns typ	
20	MHz typ	
20	wii iz typ	
10		
±1		
±0.9		Guaranteed No Missed Codes to 10 Bits.
±1		6
±1	LSB max	
0 to REE IN	Volts	
20	prityp	
		+/-1% for Specified Performance
20	pF typ	
(Vdd=5) $(Vdd=3)$	Volts	
		Typically 10 nA, $V_{IN} = 0$ V or $V_{DD}$
10 10	pr mux	
		$I_{SOURCE} = 200 \ \mu A$
		I <sub>SINK</sub> =200mA
±10	μA max	$V_{\rm DD} = 2.7 \text{ V} \text{ to } 5.25 \text{ V}$
10	pF max	
Straight(Natural)		
Binary		
-		1
19	CIKIN oveles	428ns with CLK IN at 28MHz
		Conversion Time + Acquisition Time
1./0	MSPS max	Conversion Time + Acquisition Time. CLK IN at 28MHz
	10 ±1 ±0.9 ±1 ±1 20 2.5 ±1 20 (Vdd=5) (Vdd=3) 2.8 2.4 0.4 0.4 ±1 ±1 10 10 V <sub>DRIVE</sub> -0.2 0.4 ±10 10 Straight(Natural)	10       Bits         ±1       LSB max         ±0.9       LSB max         ±1       LSB max         20       pF typ         2.5       V         ±1       µA max         20       pF typ         (Vdd=5)       (Vdd=3)         2.8       2.4         V min       0.4         0.4       0.4         ±1       ±1         ±0       10         0.4       0.4         VDRIVE -0.2       V min         0.4       µA max         10       pF max         VDRIVE -0.2       V min         0.4       µA max         pF max       pF max         10       pF max         11       10         10       pF max         112       CLK IN cycles         100       ns max

 $\label{eq:AD7470-SPECIFICATIONS} AD7470-SPECIFICATIONS^{1} \qquad (V_{DD}=+2.7 \text{ V to }+5.25 \text{ V}, \text{ REF IN}=2.5 \text{ V}, f_{CLK \text{ IN}}=28 \text{ MHz} \text{ unless otherwise noted}; \\ T_{A}=T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted}. \end{cases}$ 

	A Version	Units	<b>Test Conditions/Comments</b>
POWER REQUIREMENTS			
	+2.7/+5.25	V min/max	
$V_{DD}$ $I_{DD}^4$			Digital I/Ps = 0V or $DV_{DD}$
Normal Mode	2.2	mA max	Typically 1.8mA.
			$V_{DD} = 4.75V$ to 5.25V. f <sub>s</sub> =1.75MSPS
Normal Mode	1.33	mA max	Typically 1mA.
			$V_{DD} = 2.7V$ to 3.3V. $f_{S}=1.75MSPS$
Shutdown Mode	1	μA max	CLK IN =0V or $DV_{DD}$
Power Dissipation <sup>4</sup>			Digital I/Ps = 0V or $DV_{DD}$
Normal Mode	11	mW max	$V_{DD} = 5V.$
	4	mW max	$V_{DD}^{} = 3V$
Shutdown Mode	5	uW max	$V_{DD} = 5$ V. CLK IN =0V or $DV_{DD}$
	3	µW max	$V_{DD} = 3$ V. CLK IN =0V or $DV_{DD}$

 $\label{eq:AD7472-SPECIFICATIONS} AD7472-SPECIFICATIONS^{1} (V_{DD} = +2.7 \text{ V to } +5.25 \text{ V}, \text{ REF IN} = 2.5 \text{ V}, f_{CLK \text{ IN}} = 28 \text{ MHz} \text{ unless otherwise noted}; \\ T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted}. \end{cases}$ 

Parameter	A Version <sup>1</sup>	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE			
Signal to Noise + Distortion (SINAD) <sup>2</sup>	69	dB min	$f_{IN} = 500 \text{kHz}$ Sine Wave, $f_S = 1.5 \text{Msps}$
Signal to Noise Ratio (SNR) <sup>2</sup>	70	dB min	$f_{IN} = 500 \text{kHz}$ Sine Wave, $f_S = 1.5 \text{Msps}$
Total Harmonic Distortion (THD)	-76	dB max	$f_{IN} = 500 \text{ kHz}$ Sine Wave, $f_S = 1.5 \text{ Msps}$
Peak Harmonic or Spurious Noise (SFDR)	-76	dB max	$f_{IN} = 500 \text{kHz}$ Sine Wave, $f_S = 1.5 \text{Msps}$
Intermodulation Distortion (IMD)			-in
Second Order Terms	-78	dB typ	
Third Order Terms	-78	dB typ	
Aperture Delay	tbd	ns typ	
Aperture Jitter	tbd	ns typ	
Full Power Bandwidth	20	MHz typ	
	~~	initiz typ	
DC ACCURACY	10	D.4	
Resolution	12	Bits	
Integral Nonlinearity	±1	LSB max	
Differential Nonlinearity	±0.9	LSB max	Guaranteed No Missed Codes to 12 Bits.
Offset Error	$\pm 3$	LSB max	
Gain Error	±3	LSB max	
ANALOG INPUT			
Input Voltage Ranges	0 to REF IN	Volts	
dc Leakage Current	±1	µA max	
Input Capacitance	20	pF typ	
REFERENCE INPUT			
REF IN Input Voltage Range	2.5	V	+/-1% for Specified Performance
dc Leakage Current	±1	μA max	
Input Capacitance	20	pF typ	
LOGIC INPUTS	(Vdd=5) (Vdd=3)		
Input High Voltage, V <sub>INH</sub>	2.8 2.4	V min	
Input Low Voltage, V <sub>INL</sub>	0.4 0.4	V max	
Input Current, I <sub>IN</sub>	±1 ±1	μA max	Typically 10 nA, $V_{IN} = 0$ V or $V_{DD}$
Input Capacitance, C <sub>IN</sub> <sup>3</sup>	10 10	pF max	
LOGIC OUTPUTS			
Output High Voltage, V <sub>OH</sub>	V <sub>DRIVE</sub> -0.2	V min	$I_{SOURCE} = 200 \ \mu A$
Output Low Voltage, V <sub>OL</sub>	0.4	V max	I <sub>SINK</sub> =200mA
Floating-State Leakage Current	±10	µA max	$V_{DD} = 2.7 \text{ V to } 5.25 \text{ V}$
Floating-State Output Capacitance	10	pF max	
Output Coding	Straight(Natural)		
1 ···· O	Binary		
CONVERSION RATE			
Conversion Time	14	CIKIN avalas	500ns with CLK IN at 20MUz
	14	CLK IN cycles	500ns with CLK IN at 28MHz
	100	ng may	
Track/Hold Acquisition Time Throughput Rate	100 1.5	ns max MSPS max	Conversion Time + Acquisition Time.

# AD7472–SPECIFICATIONS<sup>1</sup>

(V<sub>DD</sub> = +2.7 V to +5.25 V, REF IN = 2.5 V, f<sub>CLK IN</sub> = 28 MHz unless otherwise noted;  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

Parameter	A Version	Units	Test Conditions/Comments		
POWER REQUIREMENTS					
V <sub>DD</sub>	+2.7/+5.25	V min/max			
$I_{DD}^4$			Digital I/Ps = 0V or $DV_{DD}$		
Normal Mode	2.2	mA max	Typically 1.8mA.		
			$V_{DD} = 4.75V$ to 5.25V. $f_{S}=1.5MSPS$		
Normal Mode	1.33	mA max	Typically 1mA.		
			$V_{DD} = 2.7V$ to 3.3V. $f_{S}=1.5MSPS$		
Shutdown Mode	1	uA max	CLK IN =0V or $DV_{DD}$		
Power Dissipation <sup>4</sup>			Digital I/Ps = 0V or $DV_{DD}$		
Normal Mode	11	mW max	$V_{DD} = 5V.$		
	4	mW max	$V_{DD} = 3V$		
Shutdown Mode	5	uW max	$V_{DD} = 5$ V. CLK IN =0V or $DV_{DD}$		
	3	uW max	$V_{DD} = 3$ V. CLK IN =0V or $DV_{DD}$		

NOTES

RECHAR <sup>1</sup>Temperature ranges as follows: A, B Versions: -40°C to +85°C.

<sup>2</sup>SNR calculation includes distortion and noise components.

<sup>3</sup> Sample tested @ +25°C to ensure compliance.

<sup>4</sup> See POWER VERSUS THROUGHPUT RATE section.

Specifications subject to change without notice.

### AD7470/72

### **Preliminary Technical Data**

# TIMING SPECIFICATIONS<sup>1</sup> ( $V_{DD}$ = +2.7 V to +5.25 V, REF IN = 2.5 V; $T_A$ = $T_{MIN}$ to $T_{MAX}$ , unless otherwise noted.)

		Units	Description
1	1		
	-	MHz max	
12* t <sub>CLK</sub>	14* t <sub>CLK</sub>		$t_{CLK} = 1/f_{CLK IN}$
428	500	ns max	$f_{CLK IN} = 28 MHz$
1	1	us max	Wakeup Time
100	100	ns max	Acquisition Time
15	15	ns min	CONVST Pulse Width
10	10	ns min	CONVST to BUSY Delay
0	0	ns max	BUSY to $\overline{\text{CS}}$ Setup Time
0	0	ns max	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ Setup Time
30	30	ns min	RD Pulse Width
25	25	ns min	Data Access Time After Falling Edge of RD
5	5	ns min	Bus Relinquish Time After Rising Edge of RD
0	0	ns max	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ Hold Time
	AD7470  1 28 12* t <sub>CLK</sub> 428 1 1 100 15 10 0 0 30 25 5	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

#### NOTES

<sup>1</sup>Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of 1.6 Volts. See Figure 2.

<sup>2</sup>Mark/Space ratio for the CLK input is 40/60 to 60/40.

<sup>3</sup>Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.0 V.

 $^{4}$ t<sub>7</sub> is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t<sub>7</sub>, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.

Specifications subject to change without notice.




Figure 1. Load Circuit for Digital Output Timing Specifications




Figure 2. AD7470/AD7472 Timing Diagram




Figure 3. AD7470/AD7472 Wake-Up Timing Diagram (Burst Clock)

### AD7470/72

### **ABSOLUTE MAXIMUM RATINGS**<sup>1</sup>

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

AV <sub>DD</sub> to AGND/DGND0.3V to +7V	$\theta_{JC}$ Thermal Impedance 25°C
$DV_{DD}$ to AGND/DGND $\hfill \ldots \hfill -0.3V$ to +7V	Lead Temperature, Soldering
V <sub>DRIVE</sub> to AGND/DGND0.3V to +7V	Vapor Phase (60 secs)
$AV_{DD} \mbox{ to } DV_{DD}$ 0.3V to +0.3V	Infared (15 secs)
$V_{DRIVE} \mbox{ to } DV_{DD}$	
AGND TO DGND	
Analog Input Voltage to AGND0.3V to AVDD+0.3V	NOTES <sup>1</sup> Stresses above those listed under "Absol
Digital Input Voltage to DGND0.3V to DVDD+0.3V	permanent damage to the device. This is operation of the device at these or any o
REF IN to AGND0.3V to AVDD+0.3V	the operational sections of this specificat
Input Current to Any Pin Except Supplies $^2$ $\pm 10 \text{mA}$	absolute maximum rating conditions for reliability.
Operating Temperature Range	<sup>2</sup> Transient currents of up to 100 mA will
Commercial (A Version)40°C to +85°C	
Storage Temperature Range65°C to +150°C	
	<i>▼</i>

Junction Temperature
SOIC, TSSOP Package Dissipation +450mW
$\theta_{JA}$ Thermal Impedance 75°C/W (SOIC) 115°C/W (TSSOP)
$\theta_{JC}$ Thermal Impedance 25°C/W (SOIC) 35°C/W (TSSOP)
Lead Temperature, Soldering
Vapor Phase (60 secs) +215°C
Infared (15 secs) +220°C

**Preliminary Technical Data** 

#### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>Transient currents of up to 100 mA will not cause SCR latch up.

#### **ORDERING GUIDE**

Model	Range	Resolution (Bits)	Package Option <sup>1</sup>	Branding
AD7470ARU	-40°C to +85°C	10	RU-24	
AD7472AR AD7472ARU	-40°C to +85°C -40°C to +85°C	12 12	R-24 RU-24	
EVAL-AD7470CB <sup>2</sup> EVAL-AD7472CB <sup>2</sup> EVAL-CONTROL BOARD <sup>3</sup>	Evaluation Board Evaluation Board Controller Board			

NOTES

 ${}^{1}R = SOIC; RU = TSSOP.$ 

<sup>2</sup>This can be used as a stand-alone evaluation board or in conjunction with the EVAL-CONTROL BOARD for evaluation/ demonstration purposes.

<sup>3</sup>This board is a complete unit allowing a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.


#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the XX0000 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




### AD7470/72

### AD7470 PIN CONFIGURATION



#### AD7472 PIN CONFIGURATION



### AD7470/72

### PIN FUNCTION DESCRIPTION

Pin Mnemonic	Function				
CS	Chip Select. Active low logic input used in conjunction with $\overline{\text{RD}}$ to access the conversion result. The conversion result is placed on the data bus following the falling edge of both $\overline{\text{CS}}$ and $\overline{\text{RD}}$ . $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both connected to the same AND gate on the input so the signals are interchangeable. $\overline{\text{CS}}$ can be hardwired permantly low.				
RD	Read Input. Logic Input used in conjunction with $\overline{CS}$ to access the conversion result. The conversion result is placed on the data bus following the falling edge of both $\overline{CS}$ and $\overline{RD}$ . $\overline{CS}$ and $\overline{RD}$ are both connected to same AND gate on the input so the signals are interchangeable. $\overline{CS}$ and $\overline{RD}$ can be hardwired permanently low in which case, the data bus is always active and the result of the new conversion are clocked out subsequent to the BUSY line going low.				
CONVST	Conversion Start Input. Logic Input used to initiate conversion. The input track/hold amplifier goes from track mode to hold mode on the falling edge of $\overline{\text{CONVST}}$ and the conversion process is initiated at this point. The conversion input can be as narrow as 15ns. If the $\overline{\text{CONVST}}$ input is kept low for the duration of conversion and is still low at the end of conversion, the part will automatically enter a shutdown mode. If the part enters this shutdown mode, the next rising edge of $\overline{\text{CONVST}}$ wakes the part up. Wake-up time for the part is typically 1µs.				
CLK IN	Master Clock Input. The clock source for the conversion process is applied to this pin. Conversion time for the AD7472 takes 14 full clock cycles while conversion time for the AD7470 takes 12 full clock cycles. The frequency of this master clock input therefore determines the conversion time and achievable throughput rate. The frequency range for this clock input is from 1kHz to 28MHz.				
BUSY	BUSY Output. Logic Output indicating the status of the conversion process. The BUSY signal goes high from the falling edge of CONVST and stays high for the duration of conversion. Once conversion is complete and the conversion result is in the output register, the BUSY line returns low. The track/hold returns to track mode prior to the falling edge of BUSY and the acquisition time for the part begins at this point. If the CONVST input is still low when BUSY goes low, the part automatically enters its shutdown mode on the falling edge of BUSY.				
REF IN	Reference Input. An external reference must be applied to this input. The voltage range for the external reference is $2.5V \pm 1\%$ for specified performance.				
AV <sub>DD</sub>	Analog Supply Voltage, $+2.7V$ to $+5.25V$ . This is the only supply voltage for all analog circuitry on the AD7470/72. The AV <sub>DD</sub> and DV <sub>DD</sub> voltages should ideally be at the same potential and must not be more than 0.3V apart even on a transient basis. This supply should be decoupled to AGND.				
DV <sub>DD</sub>	Digital Supply Voltage, +2.7V to +5.25V. This is the supply voltage for all digital circuitry on the AD7470/72 apart from the output drivers. The $DV_{DD}$ and $AV_{DD}$ voltages should ideally be at the same potential and must not be more than 0.3V apart even on a transient basis. This supply should be decoupled to DGND.				
AGND	Analog Ground. Ground reference point for all analog circuitry on the AD7470/72. All analog input signals and any external reference signal should be referred to this AGND voltage. The AGND and DGND voltages should ideally be at the same potential and must not be more than 0.3V apart even on a transient basis.				
DGND	Digital Ground. This is the ground reference point for all digital circuitry on the AD7470/AD7472. The DGND and AGND voltages should ideally be at the same potential and must not be more than 0.3V apart even on a transient basis.				
V <sub>IN</sub>	Analog Input. Single-ended analog input channel. The input range is 0V to REFIN. The analog input presents a high dc input impedance.				
V <sub>DRIVE</sub>	Supply Voltage for the Output Drivers, +2.7V to +5.25V. This voltage determines the output high voltage for the data output pins. It allows the AVDD and DVDD to operate at 5V (and maximize the input signal if required) while the digital outputs can interface to 3V logic.				
DB0-DB9/11	Data Bit 0 to Data Bit 9 (AD7470) and DB11 (AD7472). Parallel digital outputs which provide the conversion result for the part. These are three-state outputs which are controlled by $\overline{CS}$ and $\overline{RD}$ . The output high voltage level for these outputs is determined by the V <sub>DRIVE</sub> input.				

#### TERMINOLOGY

### **Integral Nonlinearity**

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale, a point 1/2 LSB below the first code transition, and full scale, a point 1/2 LSB above the last code transition.

#### **Differential Nonlinearity**

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

#### **Offset Error**

This is the deviation of the first code transition  $(00 \dots 000)$  to  $(00 \dots 001)$  from the ideal, i.e AGND + 1LSB

#### **Gain Error**

The last transition should occur at the analog value 1 1/2 LSB below the nominal full scale. The first transition is a 1/2 LSB above the low end of the scale (zero in the case of AD7470/74). The gain error is the deviation of the actual difference between the first and last code transitions from the ideal difference between the first and last code transitions.

#### **Track/Hold Acquisition Time**

The track/hold amplifier returns into track mode after the end of conversion. Track/Hold acquisition time is the time required for the output of the track/hold amplifier to reach its final value, within  $\pm 1/2$  LSB, after the end of conversion.

#### Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ( $f_{S}$ / 2), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

Signal to (Noise + Distortion) = (6.02 N + 1.76) dB

Thus for a 12-bit converter, this is 74 dB and for a 10-bit converter is 62dB.

#### **Total Harmonic Distortion**

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7470/72, it is defined as:

THD (dB) = 20 log 
$$\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  and  $V_6$  are the rms amplitudes of the second through the sixth harmonics.

#### Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to  $f_s/2$  and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it will be a noise peak.

#### Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa  $\pm$  nfb where m, n = 0, 1, 2, 3, etc. Intermodulation distortion terms are those for which neither m nor n are equal to zero. For example, the second order terms include (fa + fb) and (fa - fb), while the third order terms include (2fa + fb), (2fa - fb), (fa + 2fb) and (fa - 2fb).

The AD7470/72 are tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in dBs.


#### **PSR** (Power Supply Rejection)

Variations in power supply will affect the full-scale transition, but not the conveter's linearity. Power Supply Rejection is the maximum change in the full-scale transition point due to a change in power-supply voltage from the nominal value.


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

### 24-LEAD SOIC (R-24)



24-LEAD TSSOP (RU-24)



# <u>ADENDUM</u>

Samples whose brand include the date code "9830" and "9838" on line 2, have an identified metastability problem which results in one conversion in approx. 1.2million giving an incorrect result.

This problem has been corrected on subsequent parts.